

IP-cores



Unleash image sensor dataflows

Engineered at intoPIX, TicoRAW is an innovative, lossless quality, low-power, low-memory and line-based image processing and compression technology created to unleash image sensor dataflows.

Thanks to its innovative processing and coding, the full power of the image sensor is preserved while reducing the bandwidth and storage needs. It offers high image quality and the capability to manage high resolution, high frame rate and high dynamic range workflows. TicoRAW is the world's first codec that can offer compression efficiency with such low complexity.

TicoRAW is a perfect solution for augmented reality, automotive (ADAS), human and machine vision, professional and consumer cameras, drones or mobiles devices. The technology is extremely low-power and tiny in ASIC or FPGA, fast and powerful in CPU or GPU, and suitable for latency-critical environments.




Technology benefits

- > High quality RAW
- Supports image sensors up to 16bit; with High Dynamic Range (HDR)
- Compresses down to 1bit per pixel (2:1 to 16:1)
- Perfect for human and machine vision
- > From 1 megapixel to 200 megapixels
- Includes embedded proxy decoding mode
- > FPGA & ASIC IP-cores
- Extremely low resource usage, low-memory, low-power
- Microsecond line-based latency
- > Developer SDK for CPU & GPU
- Powerful, real-time or faster than real-time



Where can TicoRAW be implemented?



- Reduce your power consumption. Process and manage more pixels from the sensor.
- · Reduce your bandwidth during real-time transmission over network infrastructures without affecting the latency.
- · Support higher resolution, high frame rate and high dynamic range easily.
- Reduce your memory bandwidth in the image processing pipeline.
- Efficiently decrease the stored RAW image data on the storage media. (RAW 10x smaller)
- Increase your decoding speed while retaining the sensor data needed for a complete control of the RAW processing pipeline.







Specifications and implementations

		TicoRAW ENCODER & DECODER			
DEO	Color Filter Array (CFA)	RGGB and other RAW CFA such as RCCB, RYYCy (Optional grayscale and 4:2:2 modes)			
N	Bit depth	8 / 10 / 12 / 14/ 16 bits per component			
IMAGE/VIDEO	Resolution	Any up to 20.480 x 10.240 pixels			
	Frame rates	Any (depending on ASIC / FPGA IP-core or Developer SDK configuration)			
<u>0</u>	Quality	Mathematically lossless / Near-lossless / Visually lossless / Lossy down to 1bpp			
PROCESSING	Rate control	CBR (constant bit rate) operation (optional Constant Quality mode) Adjustable down to 1bpp (~10:1)			
PRO	Latency	(Sub) Intra-frame: down to 0.1 millisecond			
	Proxy mode	Downscaler in TicoRAW decoder for fast analysis, proxy viewing & editing			

		TicoRAW IP-cores	FastTicoRAW SDK	
IMPLEMENTATION	Platform	FPGA: Xilinx, Intel & Lattice ASIC like TSMC 12, 16, 28, 40 nm	GPU: Nvidia CPU: x86-64 Intel & AMD	
	Low complexity & fast processing	Small footprint, ultra low memory & low-power (no ext DDR) Various configurations	Highly parallelized GPU SDK processing Compatible CPU SDK (SSE 4.1 or newer)	
	Real-time operation	Line-based latency (< 1 millisecond)	< 1 frame	



IP-core releases

₹7	V/I	 N	X
_	ΧI	 1	IX



(intel) #LATTICE

Z ALIIVA				Max frames per sec.			
IP-CORES -ENC / -DEC	Color sampling	Sensor bit depth	Resolutions examples	at 100 MHz*	at 250 MHz*	at 300 MHz*	at 1 GHz*
IPX-TICO-RAW-2K (Up to 2048-pixels width)	RAW CFA Bayer	8, 10, 12, 14, 16	2048 X 1080 2048 X 2048	335 177	839 442	1006 530	3354 1769
IPX-TICO-RAW-4K (Up to 4096-pixels width)	RAW CFA Bayer	8, 10, 12, 14, 16	4096 X 2160 4096 X 4096	84 44	209 110	250 132	837 441
IPX-TICO-RAW-8K (Up to 8192-pixels width)	RAW CFA Bayer	8, 10, 12, 14, 16	7680 X 4000 8192 X 4320 8192 X 8192	60 21 11	60 52 28	72 62 33	241 209 110

CONTACT INTOPIX FOR YOUR OWN CUSTOM IP-CORE & SDK CONFIGURATION

HEADQUARTERS: intoPIX SA

Rue Emile Francqui 9 B-1435 Mont-Saint-Guibert - Belgium Tel.: +32 10 23 84 70 sales@intopix.com

CHINA: sales.china@intopix.com JAPAN: sales.japan@intopix.com S. KOREA: sales.korea@intopix.com

USA: sales@intopix.com



^{*} Max Frequency (MHz) of the IP-cores can be adjusted according to your selected pixel per clock architecture and your targeted FPGA or ASIC technology node